



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/849,822	05/04/2001	G. Glenn Henry	CNTR: 2050	8898
7590	09/22/2005		EXAMINER HUISMAN, DAVID J	
James W. Huffman 1832 N. Cascade Ave Colorado Springs, CO 80907			ART UNIT 2183	PAPER NUMBER
DATE MAILED: 09/22/2005				

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/849,822

Applicant(s)

HENRY ET AL.

Examiner

David J. Huisman

Art Unit

2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 20 July 2005.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-13 and 19-39 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-39 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 04 May 2001 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- 1) ☐ Certified copies of the priority documents have been received.
 - 2) ☐ Certified copies of the priority documents have been received in Application No. _____.
 - 3) ☒ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date 11 July 2005.
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____.

DETAILED ACTION

1. Claims 1-13 and 19-39 have been examined.

Papers Submitted

2. It is hereby acknowledged that the following papers have been received and placed of record in the file: IDS as received on 7/11/2005 and Amendment as received on 7/20/2005.

Withdrawn Rejections

3. Applicant's arguments, with respect to Gochman (pages 12-13 of the remarks), have been fully considered and are persuasive. The claims under the rejection of Gochman (102 and/or 103) have been withdrawn.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

5. Claims 1-8, 19-35, and 38-39 are rejected under 35 U.S.C. 102(b) as being anticipated by Hoyt et al., U.S. Patent No. 5,604,877 (herein referred to as Hoyt).
6. Referring to claim 1, Hoyt has taught an apparatus in a processor for speculatively performing a return instruction, comprising:

Art Unit: 2183

a) first and second physically distinct call/return stacks, for providing first and second return addresses, respectively, wherein each of said first and second call/return stacks is configured to store a plurality of return addresses. See Fig.2, steps 1 and 2, column 10, lines 62-67, and column 13, lines 49-63. Note that upon fetching what is believed to be a return instruction, a first return address is popped from a first stack using the BTB-TOS pointer. After decoding and verifying that a return instruction has been encountered, a second return address is popped from a second stack using the BAC-TOS pointer. It should be realized from Fig.6 that the first stack is the memory region comprising locations ranging from the base of the stack to the BTB-TOS pointer while the second stack is the memory region comprising locations ranging from the base of the stack to the BAC-TOS pointer. Although the stacks share some memory locations, the stacks are different as they are defined by different top of stack (TOS) pointers. Consequently, it follows that the stacks are physically distinct because they are of different physical sizes. The first stack has a size of $\text{base} + \text{BTBTOS}$ and the second stack has a size of $\text{base} + \text{BACTOS}$ (see Fig.5). In addition, sometimes, the first return address may be retrieved from a return register (Fig.5, component 45). See column 10, lines 54-61. This register is a one-entry register stack which has return addresses pushed onto it (when calls occur - column 10, lines 4-7) and popped off of it (when returns occur - column 10, lines 54-61). It should further be realized that the return register, while only a one-entry stack, is still configured to store a plurality of return registers (for each call instruction) over a period of time.

b) a comparator, coupled to said first and second call/return stacks, for comparing said first and second return addresses prior to the return instruction reaching an execution stage of a pipeline of the processor, wherein said execution stage is configured to finally resolve the return

Art Unit: 2183

instruction. See Fig.2 and column 13, lines 49-63. The comparison occurs before the execution stage which is when the return is finally resolved (step 3).

c) control logic, coupled to said comparator, for controlling the processor to branch to said first return address, said control logic subsequently controlling the processor to branch to said second return address if said comparator indicates said first and second return addresses do not match.

See Fig.2, steps 1 and 2, column 4, lines 15-25, and column 13, lines 49-63.

7. Referring to claim 2, Hoyt has taught an apparatus as described in claim 1. Hoyt has further taught that said second call/return stack is configured to provide said second return address in response to instruction decode logic decoding a return instruction. See column 10, lines 49-63, and note that the providing of the second address is part of the stage 2-functionality (decoding). See column 12, lines 53-54.

8. Referring to claim 3, Hoyt has taught an apparatus as described in claim 1. Hoyt has further taught that said first call/return stack speculatively provides said first return address before decoding of said return instruction. See Fig.2, step 1.

9. Referring to claim 4, Hoyt has taught an apparatus as described in claim 3. Hoyt has further taught that said first call/return stack speculatively provides said first return address in response to a fetch address, said fetch address selecting a cache line of an instruction cache. See column 8, lines 12-19, and lines 42-46.

10. Referring to claim 5, Hoyt has taught an apparatus as described in claim 4. Hoyt has further taught that said first call/return stack speculatively provides said first return address in response to said fetch address whether or not said return instruction is present in said cache line. See column 4, lines 15-19, and column 13, lines 7-10.

Art Unit: 2183

11. Referring to claim 6, Hoyt has taught an apparatus as described in claim 1. Hoyt has further taught a branch target address cache (BTAC), coupled to said first call/return stack, for caching a plurality of indications of whether a corresponding plurality of instructions previously executed by the processor are return instructions. See Fig.5, component 40, and column 8, lines 59-62.

12. Referring to claim 7, Hoyt has taught an apparatus as described in claim 6. Hoyt has further taught that said first call/return stack provides said first return address in response to said BTAC providing one of said plurality of indications, wherein said one of said plurality of indications indicates that said corresponding instruction is a return instruction. See column 9, Table 2, and note the action taken for a return-type instruction.

13. Referring to claim 8, Hoyt has taught an apparatus as described in claim 7. Hoyt has further taught that said BTAC provides said one of said plurality of indications in response to an instruction cache fetch address. See column 8, lines 41-45, and Fig.5. Note that an instruction pointer (IP), which is applied to cache to fetch instructions, is also sent to the BTAC.

14. Referring to claim 19, Hoyt has taught a microprocessor for predicting return instruction target addresses, comprising:

a) an instruction cache, for generating a line of instruction bytes selected by a fetch address, said fetch address received from an address bus. See Fig.3, component 35, and column 5, lines 11-19.

b) address selection logic, coupled to said address bus, for selecting said fetch address and providing said fetch address on said address bus. See Fig.3 and note that the buses emanating from fetch unit (address selection logic) 30 are address buses.

Art Unit: 2183

c) a branch target address cache (BTAC), coupled to said address bus, for caching indications of previously executed return instructions and for providing one of said indications in response to said fetch address. See Fig. 5, component 40, and column 8, lines 59-62.

d) a first call/return stack, coupled to said BTAC, for providing a first return address to said address selection logic in response to said one of said indications, wherein said first call/return stack is configured to store a plurality of return addresses. See Fig. 5, components 45 and 51, and column 10, lines 55-67. Note that a first address is provided either from the return register (if valid) or a stack. The return register is a one-entry register stack which has return addresses pushed onto it (when calls occur - column 10, lines 4-7) and popped off of it (when returns occur - column 10, lines 54-61). It should further be realized that the return register, while only a one-entry stack, is still configured to store a plurality of return registers (for each call instruction) over a period of time. When talking about the first stack defined by the BTB pointer, then that stack holds multiple return addresses at a time.

e) decode logic, coupled to said instruction cache, for decoding said line of instruction bytes. See Fig. 5, component 60.

f) a second call/return stack, coupled to said decode logic, for providing a second return address to said address selection logic in response to said decode logic indicating that a return instruction is present in said line of instruction bytes, wherein said second call/return stack is configured to store a plurality of return addresses, wherein said second call/return stack is physically distinct from said first call/return stack. See column 13, lines 7-10, and lines 49-63. Note that an address is provided from a distinct second stack (with respect to the register being a first stack). On the other hand, it should be realized from Fig. 5 and Fig. 6 that the first stack is the memory

region comprising locations ranging from the base of the stack to the BTB-TOS pointer while the second stack is the memory region comprising locations ranging from the base of the stack to the BAC-TOS pointer. Although the stacks share some memory locations, the stacks are different as they are defined by different top of stack (TOS) pointers. Consequently, it follows that the stacks are physically distinct because they are of different physical sizes. The first stack has a size of $\text{base} + \text{BTBTOS}$ and the second stack has a size of $\text{base} + \text{BACTOS}$ (see Fig.5).

g) an execution stage, coupled to decode logic, for finally resolving return instructions, wherein said first and second call/return stacks provide said first and second return addresses to said address selection logic prior to said return instruction reaching said execution stage. See Fig.2, step 3 and note that returns are resolved in the execution stage while the first and second stack addresses are provided in steps 1 and 2, respectively.

15. Referring to claim 20, Hoyt has taught a microprocessor as described in claim 19. Hoyt has further taught that said first call/return stack provides said first return address before said decode logic decodes said line of instruction bytes. See Fig.2, step 1.

16. Referring to claim 21, Hoyt has taught a microprocessor as described in claim 19. Hoyt has further taught that said branch target address cache provides said one of said indications in response to said fetch address whether or not a return instruction is present in said line of instruction bytes. See column 8, lines 59-62.

17. Referring to claim 22, Hoyt has taught a microprocessor as described in claim 19. Hoyt has further taught that said first call/return stack provides said first return address in response to said one of said indications indicating said one of said previously executed return instructions is potentially present in said line of instruction bytes. See column 8, lines 12-19, and lines 59-62.

18. Referring to claim 23, Hoyt has taught a microprocessor as described in claim 19. Hoyt has further taught control logic, coupled to said BTAC, configured to control said address selection logic to select said first return address during a first period. See Fig.2, step 1, and the selector components in BTAC 40 (Fig.5).

19. Referring to claim 24, Hoyt has taught a microprocessor as described in claim 23. Hoyt has further taught a comparator, coupled to said first and second call/return stacks, for comparing said first and second return addresses. See column 13, lines 49-63.

20. Referring to claim 25, Hoyt has taught a microprocessor as described in claim 24. Hoyt has further taught that said control logic is further configured to control said address selection logic to select said second return address subsequent to controlling said address selection logic to select said first return address if said comparator indicates said first and second return addresses do not match. See column 13, lines 49-63.

21. Referring to claim 26, Hoyt has taught a microprocessor as described in claim 19. Hoyt has further taught that said second call/return stack provides said second return address subsequent to said first call/return stack providing said first return address. See column 13, lines 49-63.

22. Referring to claim 27, Hoyt has taught a method for speculatively branching a microprocessor to a target address of a return instruction, the microprocessor including an execution stage for finally resolving the return instruction, the method comprising:

a) generating a first target address by a first call/return stack, wherein the first call/return stack is configured to store a plurality of return addresses. See Fig.2, step 1, and column 9, Table 2 (note the action taken for a return instruction... a one-entry register stack or a return stack buffer

Art Unit: 2183

provides an address). Both store a plurality of return addresses (note that the register stack, even though it holds one entry at a time, is still configured to store multiple return addresses over time (for each call instruction)).

b) branching to said first target address. See column 4, lines 15-25.

c) generating a second target address by a second call/return stack subsequent to said branching to said first target address, wherein the second call/return stack is configured to store a plurality of return addresses, wherein the second call/return stack is physically distinct from the first call/return stack. See column 13, lines 49-63. Also, it is clear that the second stack and the return register are physically distinct (Fig.5). However, it should be realized from Fig.6 that the first stack is the memory region comprising locations ranging from the base of the stack to the BTB-TOS pointer while the second stack is the memory region comprising locations ranging from the base of the stack to the BAC-TOS pointer. Although the stacks share some memory locations, the stacks are different as they are defined by different top of stack (TOS) pointers. Consequently, it follows that the stacks are physically distinct because they are of different physical sizes. The first stack has a size of $\text{base} + \text{BTBTOS}$ and the second stack has a size of $\text{base} + \text{BACTOS}$ (see Fig.5).

d) comparing said first and second target addresses prior to the return instruction reaching the execution stage. See column 13, lines 49-63, and note that this step corresponds to step 2 in Fig.2 (before execution)

e) branching to said second target address if said first and second target addresses do not match. See column 13, lines 49-63.

Art Unit: 2183

23. Referring to claim 28, Hoyt has taught a method as described in claim 27. Hoyt has further taught that said branching to said first target address comprises selecting said first target address and providing said first target address as a fetch address to an instruction cache in the microprocessor. See column 8, lines 12-19 and 41-48, and notice that a first address is provided as a prediction. The instruction pointer is sent to fetch instructions from memory 35 (Fig.3), which comprises cache (column 5, lines 11-19).

24. Referring to claim 29, Hoyt has taught a method as described in claim 28. Hoyt has further taught that said generating said first target address comprises said first call/return stack generating said first target address in response to a previous fetch address that was provided to said instruction cache. See column 8, lines 12-19, and lines 41-48.

25. Referring to claim 30, Hoyt has taught a method as described in claim 29. Hoyt has further taught that said generating said first target address is performed whether or not a return instruction is present in an instruction cache line selected by said fetch address. See column 4, lines 15-19, and column 13, lines 7-10.

26. Referring to claim 31, Hoyt has taught a method as described in claim 29. Hoyt has further taught decoding a return instruction present in a line of instruction bytes selected from said instruction cache by said fetch address, wherein said decoding said return instruction present in said line of instruction bytes is performed subsequent to said branching to said first target address. Note from Fig.2 that the branching to the first target occurs in step 1, whereas decoding occurs in step 2.

27. Referring to claim 32, Hoyt has taught a method as described in claim 31. Hoyt has further taught that said generating said second target address comprises said second call/return

Art Unit: 2183

stack generating said second target address in response to said decoding said return instruction present in said line of instruction bytes. Column 12, lines 53-54, begins the decoding section (what happens during decoding). In column 13, lines 49-63, the second stack provides the address in response to decoding.

28. Referring to claim 33, Hoyt has taught a method as described in claim 27. Hoyt has further taught that said generating said first target address comprises popping said first target address off said first call/return stack. See column 10, lines 62-67, and Fig.6.

29. Referring to claim 34, Hoyt has taught a method as described in claim 33. Hoyt has further taught pushing said first target address onto said first call/return stack prior to said popping said first target address off said first call/return stack. See the abstract and Fig.6, and note that a call will push a return address onto the stack prior to it being popped off..

30. Referring to claim 35, Hoyt has taught a method as described in claim 34. Hoyt has further taught calculating said first target address prior to said pushing. See Fig.6, and note the last step under the "call instruction encountered" heading. The address after the call instruction (which is determined) is pushed onto the stack.

31. Referring to claim 38, Hoyt has taught a method as described in claim 34. Hoyt has further taught that said pushing is performed in response to an instruction cache fetch address. Clearly, in response to a fetch address, if a call is detected, a push will be performed.

32. Referring to claim 39, Hoyt has taught a microprocessor for predicting return instruction target addresses.

a) an instruction cache, for providing a line of instructions in response to a fetch address received on an address bus. See Fig.3, component 35, and column 5, lines 11-19.

- b) a multiplexer, having a plurality of inputs, configured to select one of said plurality of inputs for provision on said address bus as said fetch address to said instruction cache. See Fig. 5 and note the multiplexers in circuit 40 which select fetch addresses to send to fetch logic.
- c) a speculative branch target address cache (BTAC), coupled to said address bus, for indicating a speculative presence of a return instruction in said line of instructions. See column 8, lines 59-62.
- d) a speculative call/return stack, coupled to said speculative BTAC, for providing a speculative return address to a first of said plurality of multiplexer inputs in response to said speculative BTAC indicating said speculative presence of said return instruction, wherein said speculative call/return stack is configured to store a plurality of return addresses. See column 9, Table 2 (note the action for return instructions) and see Fig. 5, components 45 and 51, and column 10, lines 55-67. Note that a first address is provided either from the return register (if valid) or a return stack buffer. The return register is a one-entry register stack which has return addresses pushed onto it (when calls occur - column 10, lines 4-7) and popped off of it (when returns occur - column 10, lines 54-61). It should be realized that both stacks store a plurality of return addresses (note that the register stack, even though it holds one entry at a time, is still configured to store multiple return addresses over time (for each call instruction)).
- e) decode logic, configured to receive and decode said line of instructions. See Fig. 5, component 60.
- f) a non-speculative call/return stack, coupled to said decode logic, for providing a non-speculative return address to a second of said plurality of multiplexer inputs in response to said decode logic indicating that said return instruction is actually present in said line of instructions,

wherein said speculative call/return stack is configured to store a plurality of return addresses, wherein said non-speculative call/return stack is physically distinct from said speculative call/return stack. See column 13, lines 7-10, and lines 49-63. Note that an address is provided from a second stack (with respect to the register being a first stack). Also, it is clear that the second stack and the return register are physically distinct (Fig.5). On the other hand, it should be realized from Fig.5 and Fig.6 that the first stack is the memory region comprising locations ranging from the base of the stack to the BTB-TOS pointer while the second stack is the memory region comprising locations ranging from the base of the stack to the BAC-TOS pointer.

Although the stacks share some memory locations, the stacks are different as they are defined by different top of stack (TOS) pointers. Consequently, it follows that the stacks are physically distinct because they are of different physical sizes. The first stack has a size of $\text{base} + \text{BTBTOS}$ and the second stack has a size of $\text{base} + \text{BACTOS}$ (see Fig.5).

g) a comparator, coupled to said speculative and non-speculative call/return stacks, for comparing said speculative and non-speculative return addresses prior to said return instruction reaching an execution stage of a pipeline of the processor, wherein said execution stage is configured to finally resolve the return instruction. See Fig.2 and column 13, lines 49-63. The comparison occurs before the execution stage which is when the return is finally resolved (step 3).

h) wherein said multiplexer selects said speculative return address in a first instance, and selects said non-speculative return address in a second instance subsequent to said first instance if said comparator indicates that said speculative and non-speculative return addresses do not match.

See Fig.2, steps 1 and 2, column 4, lines 15-25, and column 13, lines 49-63.

Claim Rejections - 35 USC § 103

33. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

34. Claims 9-10 and 36 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hoyt, as applied above, in view of Hilgendorf et al., U.S. Patent No. 5,974,543 (as applied in the previous Office Action and herein referred to as Hilgendorf).

35. Referring to claim 9, Hoyt has taught an apparatus as described in claim 6. Hoyt has not taught that said BTAC is further configured to cache a plurality of lengths of a corresponding plurality of call instructions previously executed by the processor. However, Hilgendorf has taught such a concept. See column 8, line 60, to column 9, line 16, and note that the BHT (branch history table / BTAC), provides the length of the call instruction so that it can be added to the fetch address (i.e., the address of the call instruction) to realize the return address. A person of ordinary skill in the art would have recognized that such a system gives the user increased flexibility in that return addresses can be calculated in variable instruction length systems, where instruction length is not always constant. Consequently, in order to achieve this flexibility, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify the BTAC of Hoyt to include the length of the branch instruction.

36. Referring to claim 10, Hoyt in view of Hilgendorf has taught an apparatus as described in claim 9. Hilgendorf has further taught that said first return address comprises a sum of an

Art Unit: 2183

instruction cache fetch address and one of said plurality of lengths provided by said BTAC.

Again, see column 8, line 64, to column 9, line 5.

37. Referring to claim 36, Hoyt has taught a method as described in claim 35. Hoyt has not taught that said calculating said first target address comprises adding a cached length of a previously cached call instruction and a fetch address selecting an instruction cache line potentially including said previously executed call instruction. However, Hilgendorf has taught such a concept. See column 8, line 60, to column 9, line 16, and note that the BHT (branch history table / BTAC), provides the length of the call instruction so that it can be added to the fetch address (i.e., the address of the call instruction) to realize the return address. A person of ordinary skill in the art would have recognized that such a system gives the user increased flexibility in that return addresses can be calculated in variable instruction length systems, where instruction length is not always constant. Consequently, in order to achieve this flexibility, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify the BTAC of Hoyt to include the length of the branch instruction.

38. Claims 11-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hoyt in view of Hilgendorf, as applied above, and further in view of Shiell et al., U.S. Patent No. 5,850,543 (herein referred to as Shiell).

39. Referring to claim 11, Hoyt in view of Hilgendorf has taught an apparatus as described in claim 10. Hoyt in view of Hilgendorf has not explicitly taught that said BTAC is further configured to cache a plurality of byte offsets within an instruction cache line of said corresponding plurality of call instructions, said byte offsets being within an instruction cache

Art Unit: 2183

line selected by said fetch address. However, Shiell has taught such a concept. See Fig.3 (offset field), column 4, lines 31-33, and column 8, lines 34-43. Having such an offset allows the system to track the location of a branch instruction within an instruction line. Consequently, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Hoyt's BTB to include a byte offset.

40. Referring to claim 12, Hoyt in view of Hilgendorf has taught an apparatus as described in claim 11. Furthermore, it is inherent that said instruction cache line is selected by said fetch address. When you fetch a line from cache, you want to fetch the line corresponding to the fetch address.

41. Claims 13 and 37 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hoyt in view of Hilgendorf in view of Shiell, as applied above, and further in view of Col et al., U.S. Patent No. 6,108,773 (herein referred to as Col).

42. Referring to claim 13, Hoyt in view of Hilgendorf in view of Shiell has taught an apparatus as described in claim 10. They have not taught that said first return address comprises a sum of said instruction cache fetch address and said one of said plurality of lengths and one of said plurality of byte offsets. However, Col has taught such a concept. See column 10, lines 42-58. Note the return target (sequential address to the branch) is the fetch address (segment base) + offset (instruction pointer) + length of the instruction. A person of ordinary skill in the art would have recognized that the target may be calculated in many different ways and it is dependent on the type of system. Consequently, it would have been obvious to one of ordinary skill in the art

Art Unit: 2183

at the time of the invention to modify Hoyt view of Hilgendorf and further in view of Shiell to add the aforementioned components together to achieve the target address.

43. Referring to claim 37, Hoyt in view of Hilgendorf and further in view of Shiell has taught a method as described in claim 36. They have not taught that said generating said first target address comprises adding said fetch address, said cached length, and a cached offset of said call instruction within said instruction cache line. However, Col has taught such a concept. See column 10, lines 42-58. Note the return target (sequential address to the branch) is the fetch address (segment base) + offset (instruction pointer) + length of the instruction. A person of ordinary skill in the art would have recognized that the target may be calculated in many different ways and it is dependent on the type of system. Consequently, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Hoyt in view of Hilgendorf and further in view of Shiell to add the aforementioned components together to achieve the target address.

Response to Arguments

44. Applicant's arguments filed on July 20, 2005, have been fully considered but they are not persuasive.

45. Applicant argues the novelty/rejection of claim 1 on pages 10-11 of the remarks, in substance that:

"With respect to claim 1, Applicant has amended claim 1 to recite the limitation that the first and second call/return stacks are physically distinct. Hoyt does not teach this limitation. Hoyt's Return Stack Buffer is a single physical storage structure for which primary and secondary top of stack (TOS) pointers are maintained defining two logical stacks within the single physical storage structure. Furthermore, Applicant has amended claim 1 to recite the limitation that each of the first and second call/return stacks is configured to store a plurality of return addresses. Hoyt also does not teach this limitation. Hoyt teaches that his Return Register is only capable of storing a single

Art Unit: 2183

return address. For these reasons, Applicant respectfully asserts that Hoyt does not anticipate amended claim I and respectfully requests that the Examiner withdraw his rejection to claim I."

46. These arguments are not found persuasive for the following reasons:

a) First, applicant has not defined what is meant by physically distinct. Therefore, two stacks are distinct if any physical characteristic of the stacks are different. In the case of Hoyt, the physical size of the stacks are different. More specifically, looking at Fig. 5, it can be seen that the two pointers 53 and 55 define different size stacks. Since a stack inherently has a base, the first stack would have the size base+BTB TOS while the second stack would have the size base+BAC TOS (in essence the pointers define how many entries are in the respective stacks and with these two pointers, the number of entries are different). As a result, the stacks are physically distinct. In addition, the return register 45 and the second stack are clearly distinct.

b) Second, the return register is configured to store a plurality of return addresses **over time** (for each call instruction). The return register may not hold a plurality of addresses at any given time, but the claim does not require such a feature. In addition, the return stack buffer clearly holds a plurality of return addresses.

Conclusion

47. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after

Art Unit: 2183


the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to David J. Huisman whose telephone number is (571) 272-4168. The examiner can normally be reached on Monday-Friday (8:00-4:30).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

DJH
David J. Huisman
August 30, 2005



EDDIE CHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100